

General Description

The **VWA5000079AA** is a wideband distributed amplifier designed on a 0.15µm pHEMT process.

The device is capable of more than +20dBm of output power at saturation regime, up to 45GHz and more than +16dBm of output power at 1dB of gain compression, up to 40GHz. It provides more than 9dB of linear gain from DC to 45GHz with a positive slope enabling 14dB gain at 45GHz when operating with V_D= +9V, with an excellent group delay. The design integrates an internal active drain biasing system that allows to avoid external Bias-Tee structure to feed the drain current. The supply current is as low as 200mA when operating with V_D = +9V.


Features

- Distributed amplifier pHEMT GaAs MMIC
- Wide band: DC to 45GHz
- Internal Active Drain Biasing System
- Flat group Delay
- 50ΩRF Single ended input and output
- DC coupled IN, DC coupled Out
- P1dB >+16dBm DC to 30GHz
- High output Psat: +20dBm (typical)
- Small signal gain: >10dB from DC to 45GHz
- Power supply: 200mA @ +9V
- Chip size: 3.05 x 1.33 x 0.1 (mm)

Applications

- Radar / ECM / ECCM
- Wide band MZM Driver: N(RZ), PAMX, QPSK
- Test and measurement
- Broadband / datalink communication

Pins Assignment & Functional Block Diagram



Symbol	Pad N°
RF In	2
V _{D_LOAD}	5
V _{G2}	6
V _D	8
RF Out	10
GND	1, 3, 9, 11

Electrical Specifications

Test conditions unless otherwise noted :

- $T_{amb.} = +25^{\circ}\text{C}$
- $V_D = +9\text{V}$
- $V_{G2} = +3\text{V}$
- $I_D = 200\text{mA}$

Symbol	Parameter	Min	Typ	Max	Unit
F	Frequency Range	DC		45	GHz
G	Small signal gain		12		dB
ΔG	Small signal gain flatness		+/-2		dB
+ ΔG	Average gain positive slope		0.08		dB/GHz
S11	Input return loss		-10		dB
S22	Output return loss		-15	-8	dB
NF	Noise figure (1 to 26.5GHz)		5		dB
OP _{1dB}	Output P1dB		16		dBm
P _{SAT}	Saturated output power		20		dBm

Recommended Operating Conditions

Symbol	Parameter	Values	Unit
V _D	Drain bias voltage	9	V
I _D	Drain bias current	200	mA
V _{G2}	Gate bias voltage	3	V

Absolute Maximum Ratings

Symbol	Parameter	Values	Unit
V _D	Drain bias voltage	10	V
V _{G2}	Gate bias voltage	V _D /2	V
P _{in}	Maximum peak input power overdrive	20	dBm
P _{DISS}	Power dissipation	2.3	W
T _j	Junction temperature	150	°C
T _a	Operating temperature range	-40/+85	°C
T _{stg}	Storage temperature range	-45/+125	°C


Operation of this device above any of these parameters may cause permanent damage.

Typical Performance (Small Signal / Test Under Probes)


Test conditions unless otherwise noted:

- $T_{amb.} = +25^{\circ}C$
- $V_D = +9V$
- $V_{G2} = +3V$
- $I_D = 200mA$


Small Signal Gain




Noise Figure



Input Return Loss



Output Return Loss




Typical Performance (Power Measurement / Test Under Probes)


Test conditions unless otherwise noted:

- $T_{amb.} = +25^{\circ}C$
- $V_D = +9V$
- $V_{G2} = +3V$
- $I_D = 200mA$


Output P1dB




Output Power vs Input Power for various Frequency




Saturated Output Power




Power Gain vs Input Power for various Frequency



Drain Current vs Input Power for various Frequency



Die Layout



Pinout and Bonding Pad Coordinates

Die Pin Out				
Pad	X (μm)	Y (μm)	Size (μm x μm)	Function
1	120	262	100x100	GND
2	167	462	200x200	RF In
3	120	650	100x100	GND
4	122	1210	100x100	V _{G2_IN_A}
5	327	1200	100x100	V _{D_LOAD}
6	477	1221	80x80	V _{G2_IN_B}
7	843	1222	80x80	V _{BA}
8	1727	1198	100x100	V _{DD}
9	2935	650	100x100	GND
10	2913	456	150x200	RF Out
11	2935	263	100x100	GND

Die thickness = 100μm


Die bottom must be connected to ground (RF and DC)

Application Circuit

Components:

- C1, C2: external DC-BLOCK
- C3, C4, C5: 1nF
- C6, C7, C8: 1 μ F

C3, C4 and C5 should be MIM capacitors and must be placed as close as possible to the die access.



Bias-up Procedure

1. Apply $V_{DD} = +9V$
2. Apply $V_{G2} = +3V$
3. Apply RF signal in pulsed mode

Bias-down Procedure

1. Turn off RF signal
2. Reduce V_{G2} to 0V
3. Reduce $V_{DD} = 0V$
4. Turn off power supply

Ordering Information

Product Code	Definition
VWA 5000079 AA	DC To 45GHz / 12dB Gain / 20dBm P _{SAT}

Associated Material

Material	Status
Packaged die	Contact factory
Die Evaluation Board (die EVB)	Contact factory
Packaged die Evaluation Board (packaged die EVB)	Contact factory
Mechanical files (DXF)	Contact factory
Measurements files (S2P)	Contact factory

Product Compliance Information

Solderability :

Use only AuSn (80/20) solder and limit exposure to temperature above 300 °C TO 3 - 4 minutes, maximum

ESD Sensitivity Rating :

Test : Human Body Model (HBM)
Standard : JEDEC Standard JESD22-A114



CAUTION ! ESD-Sensitive device

RoHS-Compliance :

This part is compliant with EU 2011/65/EU RoHS directive (Restrictions on the Use of Certain Hazardous Substances in Electrical and Electronic Equipment).

This product also has the following attributes:

- Lead Free
- Halogen Free (Chlorine, Bromine)
- Antimony Free
- TBBP-A (C15H12Br4O2) Free
- PFOS Free
- SVHC Free

Contact Information

For the latest specifications, additional product information, worldwide sales and distribution locations, and information about Vectrawave:

Vectrawave SA
5, rue Louis de Broglie
22 300 Lannion
France

www.vectrawave.com
Email sales: contact_sales@vectrawave.com
Tel sales:+33 (0)2 57 63 00 20

Represented by